

PLUSETECH DDR4 16GB 3200 SO-DIMM Datasheet

PSD4B16HA32SN-16G

Module Part Number	PSD4B16HA32SN-16G
Memory Type	DDR4
Module Type	Unbuffered SO-DIMM
Module Density	16GB
Data Width	x64
Data Rate	3200 MT/s
V_{DD} Voltage	1.2V
Interface	260-pin
Number of Ranks	1
SDRAM Device Width	x8
CAS Latency	CL22
Operation Temperature	0°C ~ +85°C
RoHS	Yes
Standard	JEDEC

NOTE: INFORMATION IN THIS PRODUCT SPECIFICATION IS SUBJECT TO CHANGE AT ANYTIME WITHOUT NOTICE, ALL PRODUCT SPECIFICATIONS ARE PROVIDED FOR REFERENCE ONLY. TO ANY INTELLECTUAL, PROPERTY RIGHTS IN PLUSETECH CO., LTD. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED.

Table of content

Features	3
Table 1: Key Timing Parameters.....	4
Table 2: Addressing.....	4
Table 3: DDR4-3200 Speed Bins	4
Table 4: Operating Conditions	5
Table 5: DRAM Component Operating Temperature Range.....	5
Table 6: Absolute Maximum DC Ratings	6
PCB Feature overview.....	7
Module Dimensions.....	8
Figure 1: 260-pin DDR4 SO-DIMM.....	9
Part Number Decode.....	10
Revision History	10

Features

- JEDEC Standard
- 260-pin, small outline dual in-line memory module(SO-DIMM)
- Fast data transfer rates: PC4-3200, backward compatible PC4-3000,PC4-2666,PC4-2400, PC4-2133
- 8GB (1G x 8 x 8PCS)
- $V_{DD} = 1.2V$ (1.14-1.26V)
- Backward compatible to $V_{DD} = 1.2V \pm 0.06V$
- $V_{DDSPD} = 2.5V$
- Nominal and dynamic on-die termination(ODT) for data, strobe, and mask signals
- Single-rank
- 16 internal banks
- Bi-Directional Differential Data Strobe
- Programmable CAS latency 15, 16, 17, 18, 19, 20, 21, 22 supported

- On board I²C with integrated serial presence-detect(SPD) EEPROM
- JEDEC standard 78ball FBGA(x8)
- Gold edge contacts
- This product in compliance with the RoHS directive
- Terminated control, command, and address bus

Options

- Operation temperature
 - Commercial 0°C ~ +85°C
- Package
 - 260-pin DIMM
- Frequency/CAS latency
 - 0.625ns @ CL = 22(DDR4-3200)

Table 1: Key Timing Parameters

Part Number	Industrial Nomenclature	CAS Latency(CL)							
		22	21	20	19	18	17	16	15
PSD4B08HA32SN-08G	Pc4-3200	3200							
	PC4-3000		3000	3000					
	PC4-2666				2666	2666	2400	2133	2133
	PC4-2400					2400	2400	2133	2133
	PC4-2133							2133	2133

Table 2: Addressing

Parameter	8GB
Device Configuration	1Gb x 8bit x 8 pcs
ROW address	64K (A[14:0])
Column address	1K (A[9:0])
Device bank group address	4 (BG[1:0])
Device bank address per group	4 (BA[1:0])

Table 3: DDR4-3200 Speed Bins

Speed Bin		DDR4-3200		Unit	Note
CL - nRCD - nRP		22-22-22			
Parameter	Symbol	min	max		
Internal read command to first data	t_{AA}	13.75	19	ns	
ACT to internal read or write delay time	t_{RCD}	13.75	-	ns	
PRE command period	t_{RP}	13.75	-	ns	
ACT to ACT or REF command period	t_{RC}	45.75	-	ns	
ACT to PRE command period	t_{RAS}	32	$9 * t_{REFI}$	ns	

Table 4: Operating Conditions
Recommended DC Operating Conditions – DDR4 (1.2V) operation

Symbol	Parameter	Rating			Units	Notes
		Min.	Typ.	Max.		
V _{DD}	Supply Voltage	1.14	1.2	1.26	V	1,2,3
V _{DDQ}	Supply Voltage for Output	1.14	1.2	1.26	V	1,2,3

Notes:

1. Under all conditions, V_{DDQ} must be less than or equal to V_{DD}.
2. V_{DDQ} tracks with V_{DD}. AC parameters are measured with V_{DD} and V_{DDQ} tied together.
3. Under these supply voltages, the device operates to this DDR4 specification.

Table 5: DRAM Component Operating Temperature Range

Symbol	Parameter	Rating	Units	Notes
T _{OPER}	Normal Operating Temperature Range	0 to 85	°C	1,2

Notes:

1. Operating Temperature T_{OPER} is the case surface temperature on the center / top side of the DRAM. For measurement conditions, please refer to the JEDEC document JESD51-2.
2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0-85°C under all operating conditions.

Table 6 : Absolute Maximum DC Ratings

Symbol	Parameter	Rating	Units	Notes
V _{DD}	Voltage on V _{DD} pin relative to V _{SS}	-0.4V~1.5V	V	1,3
V _{DDQ}	Voltage on V _{DDQ} pin relative to V _{SS}	-0.4V~1.5V	V	1,3
V _{IN} , V _{OUT}	Voltage on any pin relative to V _{SS}	-0.4V~1.4V	V	1
T _{STG}	Storage Temperature	-55 to +100	°C	1,2

Notes:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
3. V_{DD} and V_{DDQ} must be within 300mV of each other at all times; and V_{REF} must not be greater than 0.6*V_{DDQ}, When V_{DD} and V_{DDQ} are less than 500mV; V_{REF} may be equal to or less than 300mV.

PCB Feature overview

➤ **General**

- * Board size: 69.6 x 30 mm ± 0.15 mm
- * Finished Board Thickness: 1.2 ± 0.1 mm

* Panel: 6 pieces PCB per panel

* **8-layer board**

- * Impedance: 50/55 Ohm $\pm 10\%$ (Single-ended)
83/93 Ohm $\pm 15\%$ (Differential)

* **Pin count: 260 PIN**

➤ **PCB Material**


* Glass Epoxy FR4, .UL 94V-0, BP ML

➤ **Plating**


* Edge Connector Plating: Nickel Followed by gold

- Nickel Plating Thickness: 100 u" min.
- Surface treatment:
 - Gold Plating: 3u" min.
 - SMT PAD: average 2~3u".

TOP SIDE 1-RANK WITHOUT ECC




BOTTOM SIDE 1-RANK WITHOUT ECC



Notes:

1. All dimensions are in millimeters (mm), MAX/MIN or typical(TYP) where noted.
2. All dimensions diagrams is for reference only.

Part Number Decode



Revision History

Rev.A0 – 12/22

- Initial release.